Reduced Precision Redundancy for Satellite Telecommand Receiver Module on FPGA
نویسندگان
چکیده
منابع مشابه
Reduced Precision Redundancy for Satellite Telecommand Receiver Module on FPGA
A novel and highly efficient design of a Software defined radiation tolerant baseband module for a LEO satellite telecommand receiver using FPGA is presented. FPGAs in space are subject to Single Event Upsets (SEUs) due to high radiation environment. Traditionally, Triple Modular Redundancy (TMR) is used for mitigating Single Event Upsets (SEUs). The drawback of using TMR is that it consumes a ...
متن کاملLow-power Fft via Reduced Precision Redundancy
In this paper, we propose a technique for designing low-power fast Fourier transform (FFT) processors with applications in next generation wireless LAN and wireless access systems. The proposed low-power technique is based on the general principle of soft digital signalprocessing [4] where voltage overscaling (VOS) [4] (scaling the supply voltage beyond the critical voltage vdd-crit required fo...
متن کاملTypical Ka band Satellite Beacon Receiver Design for Propagation Experimentation
This paper presents the design and simulation of a typical Ka band satellite beacon receiver for propagation experimentation. Using satellite beacon signal as a reference signal in satellite wave propagation study, is one of the most important methods. Satellite beacons are frequently available for pointing large antennas, but such signals can be used for measuring the effect of natural phenome...
متن کاملOn Retiming for FPGA Logic Module Minimization
Y. P. Chen and D. F. Wong Department of Computer Sciences The University of Texas at Austin Austin, Texas 78712 Abstract In this paper, we consider the problem of minimizing the number of logic modules for Actel 2 or Actel 3 sequential circuits. We make use of the fact that if a ipop is the only destination of its driving combinational block, then both the ipop and the combinational block can b...
متن کاملAlgorithms for FPGA Switch Module
We consider a switch module routing problem for symmetric array FPGAs. The work is motivated by two applications. The rst is that of eeciently evaluating switch module designs 9]. The second is that of evaluating the routability of global routing paths for a placement on this architecture. Only an approximate algorithm was previously known for this problem. In this paper, we present an optimal ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Chinese Journal of Engineering
سال: 2013
ISSN: 2314-8063
DOI: 10.1155/2013/453872